

Dual P-channel enhancement mode MOS transistor

PHP225

FEATURES

- High speed switching
- No secondary breakdown
- Very low on-resistance.

APPLICATIONS

- Motor and actuator driver, power management, synchronized rectifying, etc.

PINNING - SO8 (SOT96-1)

PIN	SYMBOL	DESCRIPTION
1	s ₁	source 1
2	g ₁	gate 1
3	s ₂	source 2
4	g ₂	gate 2
5	d ₂	drain 2
6	d ₂	drain 2
7	d ₁	drain 1
8	d ₁	drain 1

DESCRIPTION

Two P-channel enhancement mode MOS transistors in an 8-pin plastic SO8 (SOT96-1) package.




Fig.1 Simplified outline and symbol.

CAUTION

The device is supplied in an antistatic package. The gate-source input must be protected against static discharge during transport or handling.

QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
Per P-channel					
V _{DS}	drain-source voltage (DC)		-	-30	V
V _{SD}	source-drain diode forward voltage	I _S = -1.25 A	-	-1.6	V
V _{GSO}	gate-source voltage (DC)	open drain	-	±20	V
V _{GStH}	gate-source threshold voltage	I _D = -1 mA; V _{DS} = V _{GS}	-1	-2.8	V
I _D	drain current (DC)		-	-2.3	A
R _{DSon}	drain-source on-state resistance	I _D = -1 A; V _{GS} = -10 V	-	0.25	Ω
P _{tot}	total power dissipation	up to T _s = 80 °C;	-	2	W

Dual P-channel enhancement mode MOS transistor

PHP225

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).



SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
Per P-channel					
V_{DS}	drain-source voltage (DC)		–	–30	V
V_{GSO}	gate-source voltage (DC)	open drain	–	±20	V
I_D	drain current (DC)	$T_s \leq 80\text{ °C}$	–	–2.3	A
I_{DM}	peak drain current	note 1	–	–10	A
P_{tot}	total power dissipation	up to $T_s = 80\text{ °C}$; note 2	–	2	W
		up to $T_{amb} = 25\text{ °C}$; note 3	–	2	W
		up to $T_{amb} = 25\text{ °C}$; note 4	–	1	W
		up to $T_{amb} = 25\text{ °C}$; note 5	–	1.3	W
T_{stg}	storage temperature		–65	+150	°C
T_j	operating junction temperature		–	150	°C
Source-drain diode					
I_S	source current (DC)	$T_s \leq 80\text{ °C}$	–	–1.25	A
I_{SM}	peak pulsed source current	note 1	–	–5	A

Notes

1. Pulse width and duty cycle limited by maximum junction temperature.
2. Maximum permissible dissipation per MOS transistor. (So both devices may be loaded up to 2 W at the same time).
3. Maximum permissible dissipation per MOS transistor. Value based on PCB with a $R_{th\ a-tp}$ (ambient to tie-point) of 27.5 K/W.
4. Maximum permissible dissipation per MOS transistor. Value based on PCB with a $R_{th\ a-tp}$ (ambient to tie-point) of 90 K/W.
5. Maximum permissible dissipation if only one MOS transistor dissipates. Value based on PCB with a $R_{th\ a-tp}$ (ambient to tie-point) of 90 K/W.

Dual P-channel
enhancement mode MOS transistor

PHP225



Dual P-channel enhancement mode MOS transistor

PHP225

THERMAL CHARACTERISTICS





SYMBOL	PARAMETER	VALUE	UNIT
$R_{th\ j-s}$	thermal resistance from junction to soldering point	35	K/W

CHARACTERISTICS $T_j = 25\text{ }^\circ\text{C}$ unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Per P-channel						
$V_{(BR)DSS}$	drain-source breakdown voltage	$V_{GS} = 0; I_D = -10\ \mu\text{A}$	-30	-	-	V
V_{GSth}	gate-source threshold voltage	$V_{GS} = V_{DS}; I_D = -1\ \text{mA}$	-1	-	-2.8	V
I_{DSS}	drain-source leakage current	$V_{GS} = 0; V_{DS} = -24\ \text{V}$	-	-	-100	nA
I_{GSS}	gate leakage current	$V_{GS} = \pm 20\ \text{V}; V_{DS} = 0$	-	-	± 100	nA
I_{Don}	on-state drain current	$V_{GS} = -10\ \text{V}; V_{DS} = -1\ \text{V}$	-2.3	-	-	A
		$V_{GS} = -4.5\ \text{V}; V_{DS} = -5\ \text{V}$	-1	-	-	A
R_{DSon}	drain-source on-state resistance	$V_{GS} = -4.5\ \text{V}; I_D = -0.5\ \text{A}$	-	0.33	0.4	Ω
		$V_{GS} = -10\ \text{V}; I_D = -1\ \text{A}$	-	0.22	0.25	Ω
$ y_{fs} $	forward transfer admittance	$V_{DS} = -20\ \text{V}; I_D = -1\ \text{A}$	1	2	-	S
C_{iss}	input capacitance	$V_{GS} = 0; V_{DS} = -20\ \text{V}; f = 1\ \text{MHz}$	-	250	-	pF
C_{oss}	output capacitance	$V_{GS} = 0; V_{DS} = -20\ \text{V}; f = 1\ \text{MHz}$	-	140	-	pF
C_{rss}	reverse transfer capacitance	$V_{GS} = 0; V_{DS} = -20\ \text{V}; f = 1\ \text{MHz}$	-	50	-	pF
Q_g	total gate charge	$V_{GS} = -10\ \text{V}; V_{DS} = -15\ \text{V};$ $I_D = -2.3\ \text{A}$	-	10	25	nC
Q_{gs}	gate-source charge	$V_{GS} = -10\ \text{V}; V_{DS} = -15\ \text{V};$ $I_D = -2.3\ \text{A}$	-	1	-	nC
Q_{gd}	gate-drain charge	$V_{GS} = -10\ \text{V}; V_{DS} = -15\ \text{V};$ $I_D = -2.3\ \text{A}$	-	3	-	nC
t_{on}	turn-on time	$V_{GS} = 0\ \text{to}\ -10\ \text{V}; V_{DD} = -20\ \text{V};$ $I_D = -1\ \text{A}; R_L = 20\ \Omega$	-	20	80	ns
t_{off}	turn-off time	$V_{GS} = -10\ \text{to}\ 0\ \text{V}; V_{DD} = -20\ \text{V};$ $I_D = -1\ \text{A}; R_L = 20\ \Omega$	-	50	140	ns
Source-drain diode						
V_{DS}	source drain diode forward voltage	$V_{GS} = 0; I_S = -1.25\ \text{A}$	-	-	-1.6	V
t_{rr}	reverse recovery time	$I_S = -1.25\ \text{A}; di/dt = 100\ \text{A}/\mu\text{s}$	-	150	200	ns


Dual P-channel enhancement mode MOS transistor

PHP225



Dual P-channel enhancement mode MOS transistor


PHP225



$V_{GD} = 0$.

- (1) $T_j = 150^\circ\text{C}$.
- (2) $T_j = 25^\circ\text{C}$.
- (3) $T_j = -55^\circ\text{C}$.


Fig.8 Source current as a function of source-drain diode forward voltage.



$$k = \frac{V_{GSth} \text{ at } T_j}{V_{GSth} \text{ at } 25^\circ\text{C}}$$

Typical V_{GSth} at $I_D = 1 \text{ mA}$; $V_{DS} = V_{GS} = V_{th}$.

Fig.9 Temperature coefficient of gate-source threshold voltage.



$$k = \frac{R_{DSon} \text{ at } T_j}{R_{DSon} \text{ at } 25^\circ\text{C}}$$

Typical R_{DSon} at:

- (1) $I_D = -1 \text{ A}$; $V_{GS} = -10 \text{ V}$.
- (2) $I_D = -0.5 \text{ A}$; $V_{GS} = -4.5 \text{ V}$.

Fig.10 Temperature coefficient of drain-source on-resistance.

Dual P-channel enhancement mode MOS transistor

PHP225

